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Abstract—Due to the ubiquity of Orthogonal Frequency Di-
vision Multiplexing (OFDM) based communications standards
such as IEEE 802.11 a/g/n and 3GPP Long Term Evolution
(LTE), a growing interest has developed in techniques for
reliably detecting the presence of these signals in dynamic radio
systems. A popular approach for detection is to exploit the
cyclostationary nature of OFDM communications signals. In
this paper, we focus on a frequency domain cyclostationary
detection algorithm first introduced by Giannakis and Dandawate
and study its performance in detecting IEEE 802.11a OFDM
signals in the presence of practical radio impairments such as
Carrier Frequency offset (CFO), Phase Noise, I/Q Imbalance,
Multipath Fading and DC offset. We then present a hardware
implementation of this algorithm developed using MathWorks
HDL Coder and provide implementation results after targeting
to a Xilinx 7 Series FPGA device.
I. INTRODUCTION
Orthogonal Frequency Division Multiplexing (OFDM) is
an efficient modulation technique wherein a number of sub-
carriers are employed to transmit digital information. OFDM
is particularly noted for its immunity to multipath propagation
effects and its ease of implementation using the Fast Fourier
Transform (FFT). Due to the many benefits that OFDM can
provide, it has found widespread use in various commercial
communications standards including IEEE 802.11a/g/n [1] and
3GPP Long Term Evolution (LTE) [2].
A typical wireless OFDM transmission will include, as well
as the data, various forms of redundancy that are artificially
added to the signal in order to aid the receiver in synchronising
to the transmitted signal. For example, in IEEE 802.11a
systems, the OFDM symbol includes special pilot subcarriers
that are used for phase noise and residual frequency offset
compensation after demodulation has been performed. A fea-
ture common to the majority of OFDM systems is the Cyclic
Prefix (CP), which makes OFDM robust to multipath fading
and simplifies the process of equalisation. These sources of
redundancy introduce regularities into the statistics of the
signal which can be exploited for the purposes of detection,
even in low Signal to Noise Ratio (SNR) environments.
A random signal is called wide-sense cyclostationary if its
mean and autocorrelation function are periodic. This property
is directly related to redundancy that has been deliberately
added to the signal and is, therefore, typically only a feature
of man-made signals. This makes it particularly useful in
distinguishing a Signal of Interest (SOI) from say thermal
noise, which does not possess this property. Equally, the
cyclostationary features of a particular signal are usually
unique and can be used to identify it when confronted by
interference from other man-made signals, provided that they
do not share exactly the same cyclostationary properties. Much
of the early groundwork on cyclostationary signal processing
was conducted by William A. Gardner and colleagues [3]. A
comprehensive review of existing literature on the subject can
be found in [4].
In a landmark paper [5], the authors developed time and
frequency domain statistical tests that can be used to identify
a particular SOI based on its cyclostationary properties. In
the intervening years since its publication, there have been
numerous papers that have applied these algorithms. In [6]
and [7], the authors discuss FPGA implementation aspects
of the frequency domain cyclostationary test and demonstrate
its applicability to OFDM systems. Also, the authors in [8]
survey FPGA implementations of various detection algorithms
including the time and frequency domain statistical tests and
an autocorrelation feature detector. These do not appear to
target Xilinx or Altera devices, making a comparison difficult.
The authors in [9] discuss the effects of Carrier Frequency
Offset (CFO), timing offset and multipath propagation on the
performance of the frequency domain detector. It is shown that
detection can be achieved with imprecise frequency synchroni-
sation, without timing synchronisation and in the presence of
multipath propagation. However, as Root Mean Square (RMS)
delay spread is increased, the performance of the detector
deteriorates.
In this paper we extend the analysis in [9] to include the
effects of Phase Noise, I/Q imbalance and DC offset. We then
implement the algorithm using HDL Coder [10], a powerful
tool that enables a subset of the functionality of MATLAB and
Simulink to be converted to a Hardware Description Language
(HDL) such as Verilog or VHDL. We then target the design to
the Xilinx Zynq xc7z020 device [11], which consists of both
an ARM processor and an FPGA, concentrating exclusively
on the FPGA part.
The rest of the paper is organised as follows. In Section 2,
we review the cyclostationarity of OFDM signals, focussing
particularly on IEEE 802.11a. The frequency domain statistical
test detection algorithm is introduced in Section 3, followed by
an analysis of its performance under various radio impairments
in Section 4. In Section 5 we describe the implementation of
the algorithm in HDL Coder, and conclusions are drawn in
Section 6.
II. CYCLOSTATIONARITY OF OFDM SIGNALS
A random process x(t) is called wide-sense cyclostationary
if its mean and autocorrelation are periodic with fundamental
cyclic period T0, such that
µ(t) = µ(t+ T0) (1)
Rxx(t, τ) = Rxx(t+ T0, τ) (2)
with continuous time t and lag parameter τ . Since the auto-
correlation function is periodic, it can be decomposed into a
Fourier Series as
Rxx(t, τ) =
+∞∑
m=−∞
R
m/T0
x (τ)e
j2pi m
T0
t , (3)
where m is the harmonic index and R
m/T0
x (τ) is the Cyclic
Autocorrelation Function (CAF). The CAF is defined as
R
m/T0
x (τ) =
1
T0
∫ T0
2
−T0
2
Rxx(t, τ)e
−j2pi m
T0
tdt . (4)
Theoretically, Rxx(t, τ) is obtained by performing an expec-
tation operation. In practice, Rxx(t, τ) and therefore R
m/T0
x (τ)
have to be estimated from the data through temporal averaging,
such that
Rˆ
m/T0
x (τ) = lim
T→∞
1
T
∫ t+T
2
t−T
2
x(t)x∗(t+ τ)e−j2pi
m
T0
tdt , (5)
where T is the period of observation. We assume here that
the fundamental cyclic period T0 is known. Since our interest
is in digital systems, it is prudent to define the discrete time
estimate of the CAF as follows
Rˆ
m/N0
x [ν] = lim
N→∞
1
N
N−1∑
n=0
x[n]x∗[n+ ν]e−j2pi
m
N0
n , (6)
where N is the discrete observation interval, N0 is the discrete
time fundamental cyclic period, ν is the discrete lag parameter
and n is the sample index. The discrete time cyclic frequencies
are αm = m/N0 where m is in the range (−∞,+∞). It is
important to note that the CAF is simply a sampled version of
the Discrete Fourier Transform (DFT) of the autocorrelation
at a particular lag, i.e. sampled at the bins corresponding to
the cyclic frequencies.
OFDM systems exhibit baud rate cyclostationarity due to the
insertion of the CP. By taking the DFT of the autocorrelation
function at ν = Nu, where Nu is the useful OFDM symbol
period, spikes appear at the overall OFDM symbol rate and
its harmonics. In IEEE 802.11a systems, the symbol consists
of a total of 80 samples; the useful symbol length is Nu = 64
samples and Ng = 16 samples where Ng is the length of the
CP. Therefore, in IEEE 802.11a, N0 = 80. The sampling rate
is fs = 20MHz, meaning that the positive cyclic frequencies
are fsα1 = 0.25MHz and its integer multiples. The detector
requires that we sample at the correct rate and that we have
knowledge of the symbol rate.
III. FREQUENCY DOMAIN CYCLOSTATIONARY DETECTOR
We now describe a detector based on an algorithm first
developed by the authors in [5]. An estimate of the CAF (6)
can be obtained by taking the DFT (in a practical scenario
the FFT) of the autocorrelation at a particular lag ν. This is
expressed as follows
F [k] =
1
N
N−1∑
n=0
x[n]x∗[n+ ν]e−j
2pikn
N (7)
where k is the DFT bin index. The CAF is estimated at k = α
where α represents a particular cyclic frequency that we wish
to exploit. In this paper we choose to exploit the fundamental
cyclic frequency (fsα1 = 0.25MHz) in our detector. The test
statistic is formulated as
Tˆ = [X[α] Y [α]]Σ−1[X[α] Y [α]]T (8)
where X[α] and Y [α] are the real and imaginary parts of the
estimate of the CAF, and Σˆ is an estimate of the covariance
matrix for two zero mean random variables. The covariance
matrix is expressed as [6][7][8]
Σˆ =
[
Eˆ[X[k]2] Eˆ[X[k]Y [k]]
Eˆ[X[k]Y [k]] Eˆ[Y [k]2]
]
(9)
where X[k] and Y [k] denote the real and imaginary parts
of F [k] respectively, and Eˆ is the expectation operator. The
elements of the covariance matrix are obtained as follows:
Eˆ[X[k]2] =
1
N
N−1∑
n=0
X[k]2 (10)
Eˆ[X[k]Y [k]] =
1
N
N−1∑
n=0
X[k]Y [k] (11)
Eˆ[Y [k]2] =
1
N
N−1∑
n=0
Y [k]2. (12)
As noted in [6], we can assume that Eˆ[X[k]Y [k]] <<
Eˆ[X[k]2], Eˆ[Y [k]2], leading to two approximations:
Eˆ[X[k]Y [k]]2 ≈ 0 and Eˆ[X[k]Y [k]] ≈ 0. The validity of this
assumption is discussed in [6]. After some manipulation (8)
becomes
Tˆ =
X[α]2Eˆ[Y [k]2] + Y [α]2Eˆ[X[k]2]
Eˆ[X[k]2]Eˆ[Y [k]2]
. (13)
The test statistic is then compared to a pre-defined threshold
chosen to satisfy a desired Probability of False Alarm (Pfa).
Under the null hypothesis, i.e. when Additive White Gaussian
Noise (AWGN) is received, the test statistic is χ22 distributed
[6][7][8]. The threshold η for the detector is calculated as
η = F−1
χ2
2
(1− Pfa) (14)
If the test statistic exceeds the threshold, it is determined
that cyclostationarity is present in the input signal.
(a) Pd Vs. SNR Curves with Phase Noise (b) Pd Vs. SNR Curves with I/Q Amplitude Imbalance
(c) Pd Vs. SNR Curves with I/Q Phase Imbalance (d) Pd Vs. SNR Curves with DC Offset
Fig. 1. Pd Vs. SNR Curves for Various Radio Impairments
IV. PERFORMANCE OF DETECTOR IN THE PRESENCE OF
RADIO IMPAIRMENTS
In any practical situation, the assumption that we will
receive the SOI plus noise only does not hold. In our study,
we perform Monte Carlo simulations with an IEEE802.11a
OFDM signal using Binary Phase Shift Keying (BPSK) in
order to understand the effects of phase noise, I/Q imbalance
and DC offset on the performance of the detector. We carry
out 1000 trials in our simulations.
The incoming data is decimated by a factor of M = 16
before passing it into the detector. As noted in [7], decimating
by an integer factor before applying the FFT allows us to
increase the probability of detection using a fixed length FFT,
albeit at the expense of an increase in overall sensing time.
The detector uses an N = 1024 point FFT. The threshold was
chosen in order to guarantee a Pfa of 5%. This corresponds
to η = 5.991 calculated using (14). Each impairment was
simulated alongside AWGN with SNR ranging from -15dB to
0dB.
In order to understand the effect of phase noise on the
performance of the detector we apply three phase noise levels
at 100Hz from the carrier: (1) -100dBc/Hz, (2) -75dBc/Hz
and (3) -50dBc/Hz. These values represent a linear increase
in phase noise severity. Fig. 1a) compares Probability of
Detection (Pd) vs. SNR curves for each of the above cases
alongside the curve for an AWGN channel only. For cases (1)
and (2) the detection performance is unaffected as compared
with the AWGN channel. For case (3), a slight reduction
in detection performance can be observed at SNRs lower
than -8dB. Therefore, higher levels of phase noise may cause
a decrease in detector sensitivity. However, the effect of
phase noise on performance is essentially minimal, leading
us to conclude that the detector can still function well in its
presence.
We now study the effects of I/Q imbalance on the perfor-
mance of the detector. This impairment is a result of direct
down conversion from Radio Frequency (RF) to baseband.
We choose to analyse a random selection of I/Q amplitude
imbalances in the range -10dB to 10dB and phase imbalances
between -30◦ and 30◦. Fig. 1b) shows the effects of the various
amplitude imbalances on detection performance alongside the
AWGN only channel. It can be seen that amplitude imbalance
has very little effect on detection performance. Equally, Fig.
1c) shows the effects of various phase imbalances. Again, it
is clear that variations of this parameter do not significantly
impact the detection performance. I/Q imbalance can be cor-
rected prior to the detector [12] or eliminated by avoiding the
use of direct conversion receivers.
Finally, we consider the effect of DC offset on detection per-
formance. This effect is also a by product of direct conversion
to baseband. The detector was simulated with DC offsets of
0.2, 0.4 and 0.6 respectively. Fig 1. d) shows that the detection
performance is degraded severely with increasing DC offset.
Therefore, it is essential that DC offset is eliminated through
the use of a DC removal filter or by avoiding direct conversion
receivers.
Since [9] deals explicitly with the effects of Multipath Fad-
ing and CFO on the detection performance, we have chosen
not to discuss these separately in our paper. However, Fig. 2
shows Pd Vs. SNR curves for floating point and fixed point
implementations of the detector in the presence of an typical
indoor fading channel with 150ns RMS delay spread [13], a
random CFO in the range of −1/2 to 1/2 a subcarrier spacing
(312.5kHz in IEEE 802.11a), a random phase noise level,
a random I/Q imbalance and with DC Offset corrected. The
wordlengths correspond to the HDL Coder implementation
and are discussed further in Section 5.
Fig. 2. Pd Vs. SNR for floating and fixed point detectors with Impairments
We compare detection performance with an equivalent im-
plementation in [6], which uses N = 2048 and M = 8,
achieving 100% Pd for an SNR of -7dB in floating point
and an AWGN channel only. It can be seen from Fig. 2 that
both the floating point and fixed point implementations can
achieve almost 100% Pd for an SNR of -5dB. This represents
a performance drop of 2dB. This can be attributed mainly to
the degradation of the correlation between the CP and the end
of the OFDM symbol introduced by multipath propagation
effects. As noted in [9], this effect becomes more pronounced
with increasing RMS delay spread. However, it is clear that
performance is nearly optimal down to an SNR of -7dB,
leading us to conclude that the detector is largely robust to
radio impairments.
TABLE I
RESOURCE UTILISATION OF DETECTOR ON XILINX XC7Z020 FPGA
FPGA Resource No. Used No. Available % Used
Flip Flops 12,208 106,400 11
LUTs 9,062 53,200 17
BRAMs 13 140 9
DSP48s 66 220 30
TABLE II
RESOURCE UTILISATION OF MODIFIED DETECTOR ON XILINX XC7Z020
FPGA
FPGA Resource No. Used No. Available % Used
Flip Flops 11,095 106,400 10
LUTs 8,330 53,200 16
BRAMs 13 140 9
DSP48s 28 220 13
V. HDL CODER IMPLEMENTATION
In this section, we discuss an implementation of the detector
using HDL Coder software. A high level block diagram of the
detector is shown in Fig. 3.
Fig. 3. Block Diagram of Detector Implementation
The Decimation and FFT stages were implemented using
dedicated blocks in HDL Coder. Elements of the covariance
matrix were implemented using efficient Integrator Comb
(IC) filters. The autocorrelation and test statistic calculation
stages were implemented using a combination of product and
addition blocks. Also, large delays were targeted to Block
Random Access Memory (BRAM) to reduce the burden on
the FPGA fabric.
For input to the detector, we assumed a 16 bit Analogue
to Digital Converter (ADC). The wordlength grew to a total
of 26 bits at the output of the detector, due to the various
internal calculations. The coefficients of the decimation filter
were represented using 10 bits. The threshold was stored as
a constant and represented using an unsigned wordlength of
15 bits with 12 fractional bits. In [6] and [8], the division
operation in (13) was implemented using an iterative shift and
add algorithm. In [7], only the autocorrelation unit, the FFT
unit and calculation of the elements of the covariance matrix
are implemented on the FPGA. The division operation was
implemented using Newton Raphson techniques in HDL Coder
in our design.
Table 1 captures the cost of the HDL Coder design after
synthesis and implementation on the Xilinx xc7z020 FPGA in
Vivado. The table lists the cost in terms of Flip Flops, Look Up
Tables (LUTs), arithmetic blocks and BRAMs. It can be seen
that 30% of DSP48s are consumed by the design, which is very
costly. Also, it was only possible to achieve a maximum clock
frequency of 79.3MHz. The division operation represented
the main performance bottleneck in the design. Therefore, we
made the following modification to the test statistic
A > ηB (15)
where A = X[α]2Eˆ[Y [k]2] + Y [α]2Eˆ[X[k]2] and B =
Eˆ[X[k]2]Eˆ[Y [k]2]. This simplifies the computation in the
receiver by eliminating the division operation.
Table 2 shows the resource consumption after applying the
modification. It can be seen that the consumption of DSP48s
has drastically reduced to 13% and less than 20% of each
of the remaining resources are used. The design was able
to achieve a maximum clock frequency of 113.6MHz, a vast
improvement over the original implementation.
Fig. 4 shows an overlay of the HDL Coder output for both
the original and modified detectors. The test vector consists
of an IEEE 802.11a signal plus impairments with DC Offset
compensated and an overall SNR of -7dB, followed by a block
containing random noise samples.
Fig. 4. HDL Coder Output for Test Signal
It can be seen that when the input contains the SOI, the
test statistic exceeds the threshold and is held for a duration
of 1024 samples, i.e. the length of the FFT. It then drops
below the threshold when the SOI is absent, demonstrating
that IEEE 802.11a signals can be detected at very low SNR
with radio impairments present. It is clear that both outputs
are identical, confirming the validity of our modified detector.
Initial latency is caused by the FFT block, the time required to
calculate elements of the covariance matrix, and insertion of
pipeline registers. At the decimated sample rate of 1.25MHz,
this corresponds to a latency of approximately 2.5ms.
VI. CONCLUSIONS
In conclusion, we have evaluated the performance of a de-
tector for OFDM signals based on the frequency domain statis-
tical test for the presence of cyclostationarity, first introduced
by the authors in [5]. We found that the detector performed
well in the presence of phase noise, I/Q imbalance, CFO and
multipath fading with moderate delay spread. However, we
found that DC offset has a detrimental effect on detection
performance and must be mitigated by applying a DC removal
filter or by avoiding the use of direct conversion to baseband
in the RF hardware.
This paper has also discussed implementation of the algo-
rithm using HDL Coder software. Various features included
with HDL Coder were used to successfully target the design
to a Xilinx xc7z020 FPGA device, including HDL optimised
blocks and targeting of BRAM resources. We also proposed
a simple modification to the test statistic calculation to avoid
a costly division operation. Simulations demonstrated that it
was possible to successfully detect the presence of a test signal
generated in MATLAB using the fixed point HDL Coder
model. We conclude that the algorithm can be compactly
implemented on a modern day FPGA device.
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